

The new feature development will be for megaTin圜ore and DxCore, as those represent the future of the AVR architecture. This core should not expect any significant new feature enhancements from here on out. I decided that the core should be advanced to a state where the bad decisions have been fixed, and everything that needs to be exposed on the parts is exposed in a consistent manner (too much was done incrementally, and not enough planning was done, ever). Decisions that we have been paying the price for ever since. But this meant some terrible decisions were made in the past. I like to think I have a much better idea of how a core should be designed now. I cobbled ATTin圜ore together with far less experience than I have now (indeed, I'd barely covered the basics when I started trying to get a working ATtiny841 core). ATTin圜ore 2.0.0 - lots of changes, some of them big, a few of them may cause breakage. Things that don't work should be reported.

ATTin圜ore 2.0.0 is available for public test. Supports programming vis ISP, Serial (Optiboot) or VUSB (Micronucleus) Check it out, we have "discussions" now! Most issues would have been caught by CI. We must have working CI here - there are hundreds of configurations that must be tested.
